Adjacent
Padded
Next step →
Reset
Core 0
Thread 1
ALU · Execute
Registers
L1 Data Cache
MESI Protocol
Core 1
Thread 2
ALU · Execute
Registers
L1 Data Cache
L2 Cache
shared · 12 MB
Main Memory (DRAM)
Choose a mode and press
Next step
to walk through what happens in hardware.
Interactive demo from
The part the algorithm doesn't see
· runbykomal.com